

Part 5 LAST MONTH, WE BEGAN our discussion of bipolar and FET transistors by looking at the structure of those devices and at some basic transistor circuits. One of the things we mentioned was that if a bipolar device were used in a Class A common-emitter circuit, for linear operation the collector voltage (with no input signal present), should be set at one half the supply voltage. The no-input-signal condition is commonly referred to as the quiescent operating point. (Similarly, in the case of an FET in a common-source circuit, the drain voltage should be one half the supply voltage). That, however, is merely an approximation; the actual operating point varies with the specific requirements of the circuit. In any event, once the proper operating point has been selected, the device must be biased for that point. Just how that is done is the topic of this month's article.

## **Bipolar transistors**

There are essentially two types of bias circuits that are used with bipolar devices. Although there may appear to be many more, the others are simply variations of those two circuits. And even the two circuits are variations of each other.

But why do we need many bias circuits? They arose mainly because of the high leakage current, I<sub>CBO</sub>, that flowed from the collector to the base in early germanium transistors. If that leakage current also flowed through the baseemitter junctions (as it normally did), it was multiplied by beta ( $\beta$ ) to make it into a large undesirable leakage current,  $I_{CEO}$ , that flowed in the collector and emitter circuits. And to compound the problem, I<sub>CBO</sub> and I<sub>CEO</sub> doubled every time the temperature of the transistor increased by 10°C. Although those factors are still important in modern silicon transistors, the effect on the collector current is reduced considerably because the leakage current in silicon transistors is frequently low enough to be ignored.

In addition to leakage current, variations in the operating parameters from device to device, as well as with temperature, can cause problems. The value of  $\beta$ , for instance, will vary from device-todevice of the same type, as well as with temperature and collector current,  $I_C$ . In addition, the value of  $I_C$  at the operating point will vary with several parameters. Among those are  $V_{BE}$ , the voltage drop across the base-emitter junction, which itself varies with temperature;  $V_{BB}$ , the base supply-voltage;  $r_c$ , the collector-to-base resistance in a common-base circuit, and  $r_d$  the collector-to-base resistance in either a common-emitter or common-collector circuit.

But, once the operating point has been established for a circuit, ideally it should not be effected by differences in parameters from device-to-device, or by any external factors such as temperature. That is the reason for all of the bias-circuit variations-they are designed to help stabilize the operating point. In theory, if the proper bias circuit is used, the operating point will not change regardless of any change in any of the factors mentioned. However, theory and what really happens are not always the same. But even so, using the proper bias circuit will minimize any variations of the operating point sufficiently so that the circuit will

still operate as intended.

To design a bias circuit properly, it is important to know how a variation in one variable will effect the other variables in the circuit. Because of that, three *stability factors* that relate the change of one factor to the change in another have been derived. They are:

$$S = \frac{\Delta I_{C}}{\Delta I_{CBO}}$$
(1)

which relates the change of collector current to the change in leakage current. The stability factor relating the change of collector current to the change in  $V_{BB}$  is:

$$S_{E} = \frac{\Delta I_{C}}{\Delta V_{BB}}$$
(2)

while the equation relating the collector current change to the change in  $\beta$  is:

$$S_{\beta} = \frac{\Delta I_{C}}{\Delta \beta}$$
(3)

Equations used to relate the various components in the circuit to the various stability factors, will be noted as each bias circuit is described. In each case, it is desirable that stability factors be as close to 1 (the perfect stability factor) as possible. Should more than one stability factor differ from 1, the effects of all variations must be taken into account when evaluating the design.

## **Bipolar transistor bias circuits**

The simplest bias circuit to be described here is shown in Fig. 1. The base current,  $I_B$ , originates at  $V_{BB}$  and is delivered to the base through  $R_B$ . However,  $V_{BB}$  often does not exist as an independent supply; instead  $V_{CC}$  is used to supply both base and collector current. In that case,  $R_B$  is connected to  $V_{CC}$ , and that supply serves as both  $V_{CC}$  and  $V_{BB}$ .

In Fig. 1, all base current from  $V_{BB}$  flows through the base-emitter junction. If we consider the voltage across that junction,  $V_{BE}$ , as negligible when compared to  $V_{BB}$ , the base current due to the supply is  $V_{BB}/R_B$ . Collector current due to that base current is approximately equal to  $\beta I_B$ .

Next, let us add the effect of  $I_{CBO}$ , the leakage current that flows from the collector to the base. After flowing through the base-emitter junction, it is multiplied by beta. That  $\beta I_{CBO}$  flows in the collector and emitter circuits and substantially effects the collector and emitter currents. Collector current due to  $I_{CBO}$  is thus  $\beta I_{CBO} = I_{CEO}$ . (Note that in our discussions beta has been assumed to be much greater than 1. Thus only  $\beta$  is shown in formulas rather than  $\beta + 1$ .) Finally, we have some collector cur-

rent flowing due to  $r_d$ , the collector-to-



FIG. 1—A SIMPLE CIRCUIT for biasing bipolar transistors. Often there is no separate  $V_{\rm BB}$  supply; instead  $V_{\rm CC}$  is used to supply both the collector and base.

emitter resistance of the transistor. That resistance can be determined from the common-emitter collector-characteristics curve shown in Fig. 2. Using the procedure described in our last article (see the August 1982 issue of Radio-Electronics, draw the load line on the curve. The next step is to determine the operating or quiescent point needed to insure linear operation. If, for instance, you require that the collector current swing from 0 to  $I_{C(MAX)}$ , the collector current at the quiescent operating point,  $I_{CQ}$ , would be equal to  $I_{C(MAX)}/2$ . Find that point on the  $I_C$  axis. The voltage at the quiescent point,  $V_{CEQ}$ , is usually equal to about  $V_{CC}/2$ . Drawing a line perpendicular to the  $I_C$  axis at  $I_{CQ}$ , and a line perpendicular to the V<sub>CE</sub> axis at V<sub>CEQ</sub>, the point at which the two lines cross is the operating point. As drawn, that point falls on the  $I_B = 100 \,\mu\text{A}$  curve. Collector resistance,  $r_d$ , is the slope of that I<sub>B</sub> curve around the operating point. The slope is found by noting two points that are equidistant from the operating point, and finding I<sub>C</sub> and V<sub>CE</sub> for those points. Assuming that the collector voltage and current at one point are V<sub>CE1</sub> and  $I_{CE1}$ , and  $V_{CE2}$  and  $I_{CE2}$  at the other, then:

$$r_{d} = \frac{V_{CE2} - V_{CE1}}{I_{CE2} - I_{CE1}}$$
(4)

As indicated,  $r_d$  is the collector-emitter resistance of the transistor when it is used



FIG. 2—ONCE THE QUIESCENT POINT has been found, the value of  $r_d$  is equal to the slope of the  $I_B$  curve around that point.

in a common-emitter or commoncollector circuit. In a common-base circuit, that collector-emitter resistance is much higher and equal to  $\beta r_d$ ; that quantity is called  $r_c$ .

A portion of the total collector current is due to the presence of  $r_d$  in the circuit. It is equal to the collector-emitter voltage,  $V_{CE}$ , divided by  $r_d$ . Obviously,  $V_{CE}$  is equal to the supply voltage less the voltage drop across the collector resistor,  $R_D$ , or  $V_{CC} - I_C R_C$ . Consequently, the total quiescent collector current flowing in the circuit of Fig. 1 is:

$$I_{\rm C} = \beta I_{\rm B} + I_{\rm CEO} + \frac{V_{\rm CC} - I_{\rm C}R_{\rm C}}{r_{\rm d}}$$

which simplifies to:

$$I_{\rm C} = \frac{\beta I_{\rm B} + I_{\rm CEO} + V_{\rm CC}/r_{\rm d}}{R_{\rm C}/r_{\rm d} + 1}$$
(5)

Should  $R_C$  be less than 10% of  $r_d$ , the effect of  $r_d$  becomes negligible, and all factors in the equation involving that term can be eliminated. We will then end up with the simple relationship:

$$l_{\rm C} = \beta l_{\rm B} + l_{\rm CEO}$$

Finally, remembering that  $I_B = V_{BB}/R_B$ , we get:

$$I_{\rm C} = \frac{\beta(V_{\rm BB} + R_{\rm B}I_{\rm CBO})}{R_{\rm B}}$$
(6)

You can usually use equation 6 and ignore  $r_d$  in most designs. But do not forget about  $r_d$ . It will be important later on when we discuss AC gain and the output impedance of transistor circuits.

The various stability factors for the circuit shown in Fig. 1 are:

$$S = \beta \tag{7}$$

$$S_{\rm E} = \beta / R_{\rm B} \tag{8}$$

$$S_{\beta} = \frac{I_{CBO}R_{B} + V_{BB}}{R_{B}}$$
(9)

Equation 9 indicates by how much the collector current will change for a specific change in  $\beta$ . Thus if a transistor with a  $\beta$ of 80 is substituted for one with a  $\beta$  of 40, the quiescent collector-current will double. To see how we came to that conclusion, let's digress a bit. First, as we saw in equation 3,  $S_{\beta} = \Delta I_C / \Delta \beta$ . Expanding further, equation 3 can be rewritten as  $\Delta I_{\rm C} = \Delta \beta(I_{\rm B})$ . Secondly, since  $I_{\rm CBO}$  is generally small enough to be ignored, and since  $V_{BB}/R_B$  is equal to  $I_B$ , in this case, the stability factor, S $\beta$ , defined by equation 9 is approximately equal to  $I_{\rm B}$ . Thus  $\Delta I_{\rm C} = \Delta \beta(I_{\rm B})$ . Originally,  $I_{\rm C}$  was equal to the initial  $\beta$  of 40 multiplied by I<sub>B</sub>, or  $40I_{\rm B}$ . If  $\Delta\beta = 40$ , and  $\Delta I_{\rm C} = \Delta\beta I_{\rm B}$ , then

# Improving stability

Stability can be improved by adding an emitter resistor,  $R_E$ , to the circuit in Fig. 1. If that is done, equations 7, 8, and 9 are modified to become:

$$S = \frac{\beta(R_{E} + R_{B})}{\beta R_{E} + R_{B}}$$
(10)

$$S_{E} = \frac{\beta}{\beta R_{E} + R_{B}}$$
(11)

$$S_{\beta} = \frac{(R_{E} + R_{B}) V_{BB} + I_{CBO} R_{B} (R_{E} + R_{B})}{(\beta R_{E} + R_{B})^{2}}$$
(12)

In this arrangement, base current is less than it was when there was no emitter resistor. It is reduced because the emitter resistor,  $R_E$ , is reflected into the base circuit as a resistor equal to  $\beta R_E$ . Because of that, the base current becomes  $(V_{BB}/(R_B + \beta R_E)) + I_{CBO}$ . In addition,  $I_C$  becomes equal to  $\beta I_B$ .

The bias circuit shown in Fig. 3 is used when stability is a very important consideration. The circuit in Fig. 1, and the variation we created by adding an emitter resistor, are simplified versions of that circuit. In it,  $V_{BB}$  has been eliminated; instead,  $V_{CC}$  is used as both the collector and base supply.

Thevenin's theorem must be used in order to determine the base current in the circuit in Fig. 3. That theorem states, in part, that any network of voltage sources and resistances can be simplified to a single voltage source in series with a single resistance. Use the following steps to apply that theorem to the circuit. Those steps are shown in Fig. 4.

First, as shown in Fig. 4-a, separate the bias resistor circuit from the rest of the circuit.

The second step, as shown in Fig. 4-b, is to determine the voltage at the junction of  $R_B$  and  $R_X$ . That voltage is called the *Thevenin voltage*,  $V_{TH}$ , and, since  $R_B$  and  $R_X$  make up a simple voltage divider, is



FIG. 3—IF BETTER STABILITY IS REQUIRED, the bias circuit shown here can be used.



FIG. 4—TO EVALUATE THE BASE CURRENT of the circuit shown in Fig. 3, Thevenin's theorem must be used. The steps followed in applying that theorem are shown here.

equal to  $V_{CC}(R_X/(R_B + R_X))$ .

The third step, as shown in Fig. 4-c, is to short the supply to ground and determine the *Thevenin resistance*,  $R_{TH}$ . That is the resistance seen when looking back toward  $R_X$ ; in other words, the resistance between the junction "J" and ground. In this case, it is the parallel combination of  $R_X$  and  $R_B$ , which, of course, is equal to  $R_X R_B/(R_X + R_B)$ .

The fourth, and final step, shown in Fig. 4-d, is to reconstruct the original circuit, substituting  $V_{TH}$  for  $V_{CC}$ , and  $R_{TH}$  for  $R_B$  and  $R_X$ . The Thevenin voltage,  $V_{TH}$  and the Thevenin resistance,  $R_{TH}$ , are connected in series with the base of the transistor as shown. The base current can now be calculated from the formula:

$$I_{B} = \frac{V_{TH} - V_{BE}}{R_{TH} - \beta R_{E}}$$

The value of  $V_{BE}$  is usually .017-volt for a silicon transistor, and 0.2- to 0.3volt for a germanium device. Once you've calculated I<sub>B</sub>, the collector current is simply  $\beta I_B$ .

In this type of circuit, the effect of leakage current,  $I_{CBO}$ , is reduced because some of it is diverted from the baseemitter junction to  $R_X$ . A good rule of thumb to use when designing this type of circuit is to make  $R_X$  equal to less than ten times the size of  $R_E$ .

As we mentioned earlier, there are two basic types of bias circuits. So far, all of the circuits we've examined were variations of one type. Let's now turn our attention to the second type. It is shown in Fig. 5. Here,  $R_B$  is connected to the collector of the transistor being biased instead of to  $V_{CC}$ . In that circuit, negative feedback from the collector to the base acts to reduce the value of the stability

factors, a desirable result. In determining the operating point, the simplest approach is to again use Thevenin's theorem. Just adapt the method described for the circuit in Fig. 3 to this circuit, using the value of  $V_{CE}$  that you are designing for instead of  $V_{CC}$ . A reasonably accurate formula for determining collector current is shown as equation 13. Note that  $R_C$  and  $I_{CBO}$  are included in the equation. Stability factors for this circuit are shown in equations 14, 15, and 16.

$$I_{\rm C} = \frac{\beta [R_{\rm X} V_{\rm CC} + I_{\rm CBO} (A + R_{\rm X} R_{\rm B})]}{\beta A + R_{\rm X} R_{\rm B}} \quad (13)$$

$$S = \frac{\beta(A + R_X R_B)}{\beta A + R_X R_B}$$
(14)

$$S_{E} = \frac{\beta R_{X}}{\beta A + R_{X} R_{B}}$$
(15)

$$S_{\beta} = \frac{(R_{X}V_{CC} + R_{X}R_{B}I_{CBO})(A + R_{X}R_{B})}{(\beta A + R_{B}R_{X})^{2}} (16)$$

Where A =  $R_E R_C + R_E R_B + R_E R_X + R_X R_C$ ).

Those current and stability equations can be applied easily, with just slight modifications, to the circuit in Fig. 3. In equations 13 through 16,  $R_C$  is an important factor in determining the bias. It plays no part, however, in determining the stability and quiescent current for the circuit in Fig. 3. When applying those equations to that circuit, let  $R_C$  equal 0. That eliminates all terms containing  $R_C$ . If, in addition to setting  $R_C$  equal to 0,  $R_X$ was made infinite by removing it from the circuit and  $R_E$  was made equal to 0, or

61



FIG. 5—THIS CIRCUIT is one of the many variations of the two basic bias circuits.

shorted, we end up with equations 6 through 9; those were, as you recall, used for the circuit shown in Fig. 1. Should  $R_E$  be left in the circuit, the equations will be identical to equations 10, 11, and 12, Thus, equations 6 through 12 are simply variations of equations 14, 15, and 16.

There are many variations of the simple circuits we have presented thus far. One of those is to remove  $R_x$  from the circuit of Fig. 5. That does reduce stability somewhat, however. Equations 13 through 16 still apply, but are modified by removing all terms containing the expression  $R_x$ .

## Temperature compensation

Base-emitter voltage variation with temperature is an important consideration, especially in power circuits, because in those the temperature of the transistors tends to increase by a considerable amount. The circuit most-commonly used to compensate for that is shown in Fig. 6.

Diode D is placed into the circuit as shown so that it is always on. The diode used should have the same voltage/ temperature characteristic as the forward biased base-emitter junction of the transistor. It should also be placed close to the transistor so that both of their temperatures will vary in a similar manner. With this configuration, the voltages across the diode and the base-emitter junction are always identical. Because of that, the voltage across  $R_E$  and  $R_X$  are also always identical, regardless of any changes in  $V_{BE}$  caused by temperature. Thus stability is improved.

The final variation we'll discuss here, is the one shown in Fig. 7. In most bias circuits,  $R_E$  is connected between the emitter and ground. Here, however, a battery or other voltage source,  $V_{EE}$ , is inserted between the emitter and ground. As a result, the base current,  $I_B$  is approximately equal to  $V_{EE}/(R_X + \beta R_E)$ ; the collector current, as usual, is equal to  $\beta I_B$ . The stability factors for that circuit are essentially the same as those calculated using equations 10 through 12. When applying the equations here,



FIG.6—TO COMPENSATE for variations caused by temperature, a diode can be placed in the base circuit as shown.



FIG. 7—IN THIS VARIATION, a battery or other voltage source is inserted between the emitter and ground.

however, substitute  $V_{\text{EE}}$  for  $V_{\text{CC}},$  and  $R_{\rm X}$  for  $R_{\rm B}.$ 

In summary, as a general procedure when designing bias circuits, first determine the ideal quiescent collector voltage and current. Divide the collector current by  $\beta$  to find approximately what the base current should be. Next design a base circuit to establish those conditions. Remember that those conditions should be relatively insensitive to temperature changes, as well as parameter variations from device to device. To make certain that they are, you must check the stability factors. Any of the circuits we've discussed, as well as many other variations, can be used when biasing bipolar transistors. You must determine how much operating point instability your design can tolerate. Start with the simplest circuit and calculate the stability factors. If collector current variations due to these factors are too great, increase the complexity one step at a time. Never go beyond the simplest circuit you can use to satisfy your requirements.

## **Biasing JFET's**

Gates of n-channel JFET's are usually made negative with respect to the source. But, as no gate current flows if the gate is made just slightly positive with respect to the source of a JFET, up to +0.5 volt may be placed at the gate. Two arrangements used for establishing the proper bias voltage are shown in Fig. 8.

In Fig. 8-a, drain current,  $I_D$ , flows through  $R_D$  and  $R_S$ . Thus, the source current,  $I_S$ , and  $I_D$  are equal to each other. A voltage equal to  $I_DR_S$  is developed across  $R_S$ . That voltage is called  $V_{RS}$  and has the polarity shown.

A leakage current,  $I_{GSS}$ , flows from the gate to the source. The value of  $I_{GSS}$  at 25°C is often found on the specification sheets of the device. That leakage current, however, increases with temperature—usually doubling with each increase of 10°C. The leakage current flows through  $R_G$ , developing a voltage,  $V_{RG}$  equal to  $I_{GSS}R_G$ . The polarity of that voltage is also shown in Fig. 8-a.

Voltage between the gate and source is equal to  $V_{RS} - V_{RG}$ . The value of  $V_{RS}$  is usually adjusted to be larger than the value of  $V_{RG}$  so that the gate will be biased negative with respect to the source. That's how the bias for the circuit shown in Fig. 8-a is established.



FIG. 8—EITHER OF THESE CIRCUITS can be used when biasing either JFET's or MOSFET's.

The source resistor is an important factor in enhancing the stability of the circuit as it is used to counteract any increase of  $I_{GSS}$  caused by a change in temperature. Circuit stability can be improved by increasing the size of  $R_s$ . But there is a limit to this. Should  $R_s$  be increased too much, the voltage developed across it can be high enough to bias the transistor near or at pinch-off. That is, of course, undesirable. The value of the source resistor must be chosen so that the proper bias point is established when the voltage developed across  $R_G$  is subtracted from the voltage developed across  $R_s$ .

A larger source resistor can be used with the circuit shown in Fig. 8-b. In that circuit, a sizable positive voltage can be developed across  $R_G$  due to the presence of  $+ V_{DD}$  and the action of the voltage divider made up of resistors  $R_x$  and  $R_G$ . That positive voltage is increased somewhat by the presence of leakage current  $I_{GSS}$ . To determine the gate-to-source bias voltage, subtract the voltage de-

# ANALOG DESIGN

continued from page 62

veloped across  $R_G$  from that developed across  $R_S$ . If it is desirable to make  $R_S$ very large, all you need do to compensate for the voltage,  $V_{RS}$ , that is developed across it, is to either increase  $R_G$  or reduce  $R_X$ . The larger voltage now developed across  $R_G$ , subtracted from the increased voltage developed across  $R_S$  due to its increased value, establishes a reasonable negative bias voltage.

Before calculating the values of  $R_X$  and  $R_G$ , we should know what values of  $I_D$  and  $R_S$  are desireable. That can readily be done by averaging values that are found on the JFET's specification sheet.

First determine the average pinch-off voltage,  $V_P$ . It is midway between the maximum and minimum pinch-off voltages specified for the device.

In a similar fashion, calculate the average  $I_{DSS}$ ,  $\overline{I}_{DSS}$ , the drain current when  $V_{GS} = 0$ .

Finally, choose a reasonable value for an average gate-to-source bias voltage,  $\overline{V_{GS}}$ . It frequently is equal to about 0.4 ×  $\overline{V_{P}}$ .

All those factors are then substituted into the following equation to determine the average quiescent drain current,  $\overline{I_D}$ :

$$\overline{I_{D}} = \overline{I_{DSS}} \left( 1 - \frac{|\overline{V_{GS}}|}{|\overline{V_{P}}|} \right)$$
(17)

Absolute values of  $\overline{V_{GS}}$  and  $\overline{V_{P}}$  are used so that polarities can be ignored.

Now that we have determined  $I_D$ , we can turn our attention to establishing a relationship between  $R_S$  and  $V_G$ , the voltage between the gate and ground. It is:

 $V_{G} = \overline{I_{D}}R_{S} - \overline{V_{GS}}$ (18)

We obviously want to make  $R_s$  as large as possible to improve stability, but there are some limitations. Voltages are developed across  $R_s$  and  $R_D$  due to the presence of  $I_D$ . When  $I_D$  is at its maximum, the sum of the voltages across  $R_S$  and  $R_D$ should be several volts less than  $V_{DD}$  if the transistor is to operate in the pinch-off region. Hence  $(R_S + R_D)I_D$  must be less than  $V_{DD}$ . The value of  $R_D$  is usually determined by other circuit requirements, so that limits the value of  $R_S$ . Once the maximum value for  $R_S$  has been determined, the value of  $V_G$  is found from:

$$V_{G} = \left(\frac{R_{G}}{R_{G} + R_{X}}\right) V_{DD}$$
(19)

But the values for  $R_G$  and  $R_X$  cannot be selected at random because of the presence of the leakage current,  $I_{GSS}$ . If  $\Delta V_{GS}$ is the allowable bias voltage variation in the design,  $\Delta I_D$  is the allowable drain



FIG. 9—THESE CURVES are extremely useful when designing MOSFET bias circuits. The curves for the device you are designing for can be found on that device's specification sheet.



**CIRCLE 28 ON FREE INFORMATION CARD** 

current variation,  $\Delta I_{GSS}$  is the amount the leakage gate current changes over the operating temperature range, and  $R_s$  is the value of the source resistor, the parallel equivalent resistance, R<sub>P</sub>, of R<sub>G</sub> and R<sub>X</sub> can be no larger than:

$$R_{P} = \frac{R_{G}R_{X}}{R_{G} + R_{X}} < \frac{\Delta I_{D}R_{S} - \Delta V_{GS}}{\Delta I_{GSS}}$$
(20)

Once you've calculated R<sub>P</sub>, you can find  $R_G$  and  $R_X$  from:

$$R_{x} = \frac{R_{P}V_{DD}}{V_{GS}}$$
(21)

$$R_{G} = \frac{R_{P}V_{DD}}{V_{DD} - V_{GS}}$$
(22)

Substituting that information into equation 19, we can determine  $V_G$ .

## **Biasing MOSFET's**

MOSFET gates are insulated from their substrates and channels. Because of that, the leakage current is much lower than the I<sub>GSS</sub> of a JFET. Furthermore, this leakage current remains constant regardless of the MOSFET's temperature.

Leakage current was a very important factor in bipolar device designs because it affected the output current. Collector current increased rapidly with leakage current and temperature causing the temperature and current to keep rising until the transistor, in many instances, destroyed itself. As for the MOSFET, that is not a problem because the output current here actually drops as the temperature of the transistor rises.

As for bias voltage, no gate current other than leakage current flows regardless of the gate's polarity with respect to the source. Despite that, n-channel enhancement\depletion-type MOSFET's are usually biased so that the gate is negative with respect to the source. But they could, if desired, be biased so that the gate is positive with respect to the source. Enhancement-type devices, however, MUST be biased so that the gate is positive with respect to the source.

The circuits we used to bias the JFET. shown in Fig. 8, can also be used for biasing MOSFET's. There is one additional consideration, however. Some MOSFET's have a lead from the substrate. If that should be the case connect that lead to the source of the transistor.

Two curves, a plot of  $g_m$  vs.  $I_D$  and a plot of  $I_D$  vs.  $V_{GS}$ , are useful when designing MOSFET bias circuits; a typical example of each of those is shown in Fig. 9-a and FIg. 9-b, respectively. Be aware that those curves will, of course, vary greatly among different types of MOSFET's; the curves for the specific device you are working with will be found on the device's specification sheet.

For a specific  $V_{DS}$ , calculating the values for the circuit shown in Fig. 8-a is relatively easy if you follow these steps.

1. Determine the  $g_m$  required for the circuit being designed.

2. Extend a line from that point on the vertical (gm) axis of the plot of gm vs. ID found in the device's specification sheet to the curve itself. Drop a vertical line from the intersection point to the I<sub>D</sub> axis. Where that line crosses the  $I_D$  axis is the desired value of I<sub>D</sub>.

3. Following a procedure similar to the one in the last step, use the value of  $I_D$ to find the desired value of  $V_{GS}$  from the plot of  $I_D$  vs.  $V_{GS}$  found in the device's

specification sheet. Once that is done, the values of I<sub>D</sub>, V<sub>GS</sub>, and V<sub>DS</sub> are known.

4. Calculate  $R_s$ . For the circuit shown in Fig. 8-a, it is equal to  $V_{GS}/I_D$ .

5. As the voltage across  $R_D$  must be equal to  $I_D R_D$ ,  $V_{DD}$  must be equal to  $I_D R_D$  $+ V_{DS}$ .

The design procedure is somewhat more complex when working on the bias network for the circuit shown in Fig. 8-b. Here, the bias voltage is the sum of the voltage across R<sub>S</sub>, as just determined, and the voltage across  $R_G$ . If the voltage across  $R_G$  is to be positive with respect to ground, the voltage across the resistor can continued on page 110

ALSO AVAILABLE

We also have available 2 written Courses to comple-

ment SUPERKIT - Digital Computer Logic & Electronics

--Digital Computer Logic & Electronics is designed

as an introduction to digital electronics and is written

at a pace that suits the raw beginner. No math-

ematical knowledge is assumed other than simple

arithmetic and no electronic knowledge is expected

--Design of Digital Systems is written in the same

question and answer style as Digital Computer Logic

& Electronics but moves at a much faster pace and

goes into the subject in far greater depth. Ideally

suited to scientists or engineers who want to know

PHONE ORDERS · FREE

To order by phone, call (617) 664-3657 with your

credit card information. It won't cost you a dime,

because we'll deduct the cost of the call from the

TO ORDER BY MAIL

You may use the order form below if you wish, but

you don't need to. Just sent your check or money

order (payable to Cambridge Learning Inc.) to the

address below. If you don't use the order form make

sure you enclose your address and you specify which

more about digital electronics ...... \$19.95

price of the Courses you order.

Courses you are ordering.

and Design of Digital Systems.

at all.....



Learn the wonders of digital electronics and see how quickly you are designing your own circuits. The kit contains:

Seven LS TTL integrated circuits, breadboard, LED's, and all the DIL switches, resistors, capacitors and other components to build interesting digital circuits; plus a very clear and thoroughly tested instruction manual (also available seperately). All this comes in a pocket size plastic wallet for only \$39.95. This course is for true beginners:

- Needs no soldering iron.
- Asks plenty of questions, but never leaves you stuck for an answer.
- · Teaches you about fault-finding improvisation and sub-system checking.
- The only extra you need is a 4.5 volt battery or a stablilized 5 volt supply.

Using the same breadboard you may construct literally millions of different circuits.

This course teaches Boolean logic, gating, R-S and J-K flipflops, shift registers, ripple counters and half adders.

Look out for our supplementary kits which will demonstrate advanced arithmetic circuits, opto-electronics, 7-segment displays etc

#### **NO RISK GUARANTEE**

There's absolutely no risk to you. If you're not completely satisfied with your Courses, simply return them in good condition to CLI within 30 days. We'll send you a full refund.

### AIR MAIL

The prices shown include surface mail postage anywhere in the World. For Air-Mail shipment please surface shipping costs. write for additional cost, specifying Courses you will order.

Mass. Residents and 5% sales tax. We pay all Company Purchase Orders also accepted

		,	0 0000p.00	•••
- 1	4 1	D 1		

CAMBBIDGE	10: Cambridge Learning Inc., 1 Judith Drive, North Reading, MA 01864			
I FARNING Inc	Please send me			
1 Judith Drive	SUPERKITS			
MA 01864	sets of Design of Digital Systems\$19.95 \$			
(617) 664-3657	sets of Digital Computer Logic & Electronics \$14.95 \$			
<ul> <li>Order free by phone</li> <li>Mastercard / VISA</li> <li>No shipping charges.</li> </ul>	Enclosed is check/money order for total \$ (payable to Cambridge Learning Inc.) Mass. Residents add 5% Sales Tax.			
Money-back guarantee     Tax deductible	NAME ADDRESS CITY / STATE / ZIP			

**CIRCLE 24 ON FREE INFORMATION CARD** 

SEPTEMBER 1982



# COMMUNICATIONS CORNER

# continued from page 78

the volume level: The loud sounds are clipped, while the soft sounds are allowed to pass through unprocessed.

Clipping the audio waveform causes distortion, and results in the generation of odd-order harmonics. For example, if the modulating signal is 1.5 kHz, clipping will produce substantial output at the third harmonic of 4.5 kHz and the fifth harmonic of 7.5 kHz, which are outside the upper narrow-band FM limit of 3 kHz. A low-pass filter consisting of R2/R3 and C2/C3/C4 strips out everything above 3 kHz before the signal gets to the next modulation amplifier.

The output from the amplifier is fed to a potentiometer, R4, which serves as a 'deviation'' (modulation level) adjustment, and then on to a varactor diode that's connected to the master oscillator. In that type of circuit it's necessary only to adjust the deviation control until the test equipment indicates the desired deviation.

Confusion sometimes sets in if a separate clipping adjustment is provided. Note that in the circuit shown, the clipping level in relation to the microphone signal is fixed; it's established by the preamplifier's gain and by diode D1. You will often find that there's a gain control for the preamp, or a level adjustment between the preamp's output and the clipper; either way, you can set the degree of clipping for a specific level into the microphone, or tailor the clipping level to the voice level of a specific user. Just remember that the transmitter's deviation-the modulation of the RF signal-is set with a single control. R-E



be found using equation 19. Complications arise if that voltage must be negative with respect to ground. Now the upper terminal of R<sub>X</sub> should no longer be connected to  $+V_{DD}$ , but is instead connected to a negative supply. That supply is called  $-V_{GG}$ . Equation 19 still applies, except that  $-V_{GG}$  is substituted for  $V_{DD}$ . The values of  $R_X$ ,  $R_G$ , and  $R_s$  are still found as outlined above for the JFET.

# Transistor applications

From here on, we will concentrate on designing practical circuits that use bipolar and FET transistors. We will start with small signal audio applications and continue our discussion detailing high frequency circuits, feedback, and so on. Regardless of what type of circuit you are designing, you will need to apply the material we've detailed over the past two months if you are to be successful. R-E

# GIANT HEAVY DUTY TRUCK TARPAULINS

12×16	\$23	$26 \times 40$	\$89
16×20	\$32	$26 \times 55$	\$115
20 × 20	\$36	$30 \times 60$	\$145
18×24	\$38	50  imes 100	\$390
18×32	\$50	60  imes 120	\$547
20 × 30	\$50	$50 \times 150$	\$562

## Before Midnight Oct. 17

Firestone Tarp Mfg. will send any of the above truck size tarpaulins to any reader of this publication who reads and responds to this test before midnight Oct. 17. Each tarpaulin Lot (#Z-18, PVC) is constructed of high density fabric (with virgin grade in-gredient, supplied by Gulf Oil Co., Dow Chemical Co., and Union Oil Co.) with nylon reinforced rope hems, double lock stitched hems, electronically welded seams, 100% water proof, #4 ( $\frac{1}{2}$ " dia.) metal grommets set on 3 ft. centers with reinforced triangular corner patches and are recommended for all heavy duty use, and all bulk or pallet riding materials, and will be accompanied with a LIFETIME guarantee that it must per-form 100% or it will be replaced free. Add \$7 handling & crating for each tarp ordered, *Firestone Tarp Mtg.* pays all shipping. Should you wish to return your tarpaulins you may do so for a full retund. Any letter postmarked later than Oct. 17, will be returned. LIMIT: Fifty (50) tarps per address, no exceptions. Send appropriate sum together with your name & address to: Tarp Test Dept. #496FA, Firestone Tarp Mfg., Inc., 6314 Santa Monica Blvd., L.A., CA., 90038, or for fastest service from any part of the country call collect, before midnight 7 days a week (213) 462-1914 (Ask Operator for) TARP TEST #496FA, have credit card ready.

CIRCLE 58 ON FREE INFORMATION CARD

COMPU	ITERS
Complete Microprocessors line, peript Visicalc 200.00 Microsoft Z/80 320.00 IDS PRISM 80 call us IDS Prism 132 call us Epson MX-100 call us TI-745 1440.00	nerals & Terminals. SOROC 10 130590.00 TI-99/44279.00 Epson MX-80call us Color Monitorcall us TI-8101395.00 80 Column Board245.00 FUITCENTS
Invest. Anal	TI-59         \$175.00           TI-55         39.95           Speak & Spell         49.95           TI Programmer LCD         54.95           MBA         49.95

# HEWLETT-PACKARD

HP/37E	HP-11C NEW call us
HP-33C	HP-12C NEW call us
HP-34C	HP-41C Mem Module 26.00
HP-38C	HP-67 295.00
HP-41C Prog	HP-97 570.00
HP-41CV 234.00	Quad Barn call us
HP-41C Printer 285.00	Application Pac call us
HP-41C CRD RDR., 169.00	HP/83 1470 00
HP/85 1990.00	HP/125 Computer call us

# SCM TYPEWRITER SPECIALS

SCM 2200	\$284.00	INTREPID	
SCM 2500	.294.00	CLASSIC 1	
201AI 5200		CLASSIC I	2

All units shipped in original cartons with accessories according to manufacturer's specification. Send money orders, personal check 2 weeks to clear. In Illinois add 6% sales tax. Add 56.95 minimum ship-ping & handling charges per unit. We ship UPS. Subject to availability. Written warranty for specific products can be obtained free upon request. Above prices are for mail order and prepaid only. Prices and specifications subject to change without notice. Send mail orders.

519 DAVIS EVANSTON, ILL. 60201 TEL 312-869-6144